首页|期刊导航|半导体学报|Design and application of a depletion-mode NJFET in a high-voltage BiCMOS process

Design and application of a depletion-mode NJFET in a high-voltage BiCMOS processOA北大核心CSCDCSTPCDEI

Design and application of a depletion-mode NJFET in a high-voltage BiCMOS process

Liu Yong;Tang Zhaohuan;Wang Zhikuan;Yang Yonghui;Yang Weidong;Hu Yonggui

Sichuan Institute of Solid-State Circuits,CETC,Chongqing 400060,ChinaNational Laboratory of Analog ICs,Chongqing 400060,ChinaSichuan Institute of Solid-State Circuits,CETC,Chongqing 400060,ChinaSichuan Institute of Solid-State Circuits,CETC,Chongqing 400060,ChinaSichuan Institute of Solid-State Circuits,CETC,Chongqing 400060,ChinaNational Laboratory of Analog ICs,Chongqing 400060,China

depletion-mode NJFEThigh-voltage BiCMOS processADCDACtemperature coefficient

depletion-mode NJFEThigh-voltage BiCMOS processADCDACtemperature coefficient

《半导体学报》 2010 (8)

70-73,4

10.1088/1674-4926/31/8/084006

评论

您当前未登录!去登录点击加载更多...