| 注册
首页|期刊导航|计算机工程与科学|基于龙芯2F处理器的硬件验证平台的设计与实现

基于龙芯2F处理器的硬件验证平台的设计与实现

张瑾 王剑

计算机工程与科学2009,Vol.31Issue(z1):270-275,6.
计算机工程与科学2009,Vol.31Issue(z1):270-275,6.DOI:10.3969/j.issn.1007-130X.2009.A1.077

基于龙芯2F处理器的硬件验证平台的设计与实现

Based on Loongson2F Processor Hardware Verification Platform in Verifying and Evaluating Design and Implementation

张瑾 1王剑1

作者信息

  • 1. 中国科学院计算技术研究所,北京,100190
  • 折叠

摘要

Abstract

High-performance microprocessor verification and evaluation has become a critical issue in today's microprocessor test. In traditional method, the FPGA verification is the first step to verify the logic function, and then real CPUs chip are assembled on the motherboard to test the performance. This method need to spend lots of time in designing two platforms and achieving verification and evaluation process.In this paper, we propose a hardware verification platform to solve the above problem in verifying and evaluating the Loongson2F processor. We can verify the logic function before CPU chip tapeout, and can also evaluate the CPU performance after tapeout.

关键词

龙芯2F/硬件验证平台/逻辑验证/性能测试

Key words

loonson2F/hardware platform/logic verification/performance test

分类

信息技术与安全科学

引用本文复制引用

张瑾,王剑..基于龙芯2F处理器的硬件验证平台的设计与实现[J].计算机工程与科学,2009,31(z1):270-275,6.

基金项目

国家863计划重点资助项目(2008AA110901) (2008AA110901)

国家973计划资助项目(2005CB321600) (2005CB321600)

国家自然科学基金资助项目(60603049) (60603049)

北京市自然科学基金资助项目(4072024) (4072024)

计算机工程与科学

OA北大核心CSCDCSTPCD

1007-130X

访问量0
|
下载量0
段落导航相关论文