首页|期刊导航|半导体学报(英文版)|An ultra-low-power area-efficient non-volatile memory in a 0.18 μ m single-poly CMOS process for passive RFID tags
半导体学报(英文版)2013,Vol.34Issue(8):94-98,5.DOI:10.1088/1674-4926/34/8/085004
An ultra-low-power area-efficient non-volatile memory in a 0.18 μ m single-poly CMOS process for passive RFID tags
An ultra-low-power area-efficient non-volatile memory in a 0.18 μ m single-poly CMOS process for passive RFID tags
摘要
关键词
non-volatile memory/ ultra-low-power/ area-efficient/ CMOS/ RFIDKey words
non-volatile memory/ ultra-low-power/ area-efficient/ CMOS/ RFID引用本文复制引用
Jia Xiaoyun,Feng Peng,Zhang Shengguang,Wu Nanjian,Zhao Baiqin,Liu Su..An ultra-low-power area-efficient non-volatile memory in a 0.18 μ m single-poly CMOS process for passive RFID tags[J].半导体学报(英文版),2013,34(8):94-98,5.基金项目
Project supported by the National Key Technology Research and Development Program of the Ministry of Science and Technology of China (No.2012BAH20B02),the National High Technology Research and Development Program of China (No.2012AA012301),and the National Science and Technology Major Projects of the Ministry of Science and Technology of China (No.2012ZX03004007-002). (No.2012BAH20B02)