| 注册
首页|期刊导航|计算机工程|基于FPGA的实时数据采集系统设计

基于FPGA的实时数据采集系统设计

夏陛龙 陈津平 胡春光

计算机工程Issue(11):307-311,5.
计算机工程Issue(11):307-311,5.DOI:10.3969/j.issn.1000-3428.2013.11.069

基于FPGA的实时数据采集系统设计

Design of Real-time Data Acquisition System Based on Field Programmable Gate Array

夏陛龙 1陈津平 1胡春光1

作者信息

  • 1. 天津大学精密测试技术及仪器国家重点实验室,天津 300072
  • 折叠

摘要

Abstract

Real-time measurement and control under mega data condition and with long-term stability is a hard task for a computer with Windows operating system. The current electronic control part in the reflectance difference spectrometer meets the same problem. To improve its real-time capability, a design based on Field Programmable Gate Array(FPGA) development board is proposed. The technique of NiosII softcore from Altera is used to build a control platform for performing high speed USB communications among FPGA board, computer, and detector. Functions for synchronizing the working point between detector and encoder and reading data from encoder are realized in a Verilog Hardware Description Language(VHDL) file, which is integrated in the softcore platform as a module. Experimental results show that the new controller meets the requirements of real-time capability and multi-task control. A frame with softcore processors and self-programmed functional modules is a reasonable solution for on-board control in scientific instruments.

关键词

现场可编程门阵列/实时数据采集/USB通信/同步串行通信/同步控制/硬件描述语言/NiosII软核处理器

Key words

Field Programmable Gate Array(FPGA)/real-time data acquisition/USB communication/synchronous serial communication/synchronization control/Hardware Description Language(HDL)/NiosII softcore processor

分类

信息技术与安全科学

引用本文复制引用

夏陛龙,陈津平,胡春光..基于FPGA的实时数据采集系统设计[J].计算机工程,2013,(11):307-311,5.

基金项目

国家自然科学基金资助项目(61008028);天津市自然科学基金资助项目(11JCJBJC25700) (61008028)

计算机工程

OACSCDCSTPCD

1000-3428

访问量0
|
下载量0
段落导航相关论文