| 注册
首页|期刊导航|现代电子技术|针对FPGA的IDL-Verilog编译器的设计与实现

针对FPGA的IDL-Verilog编译器的设计与实现

吴湛 王玲 吴宇

现代电子技术2017,Vol.40Issue(14):18-22,5.
现代电子技术2017,Vol.40Issue(14):18-22,5.DOI:10.16652/j.issn.1004-373x.2017.14.005

针对FPGA的IDL-Verilog编译器的设计与实现

Design and implementation of IDL-Verilog compiler for FPGA

吴湛 1王玲 1吴宇2

作者信息

  • 1. 湖南大学电气与信息工程学院,湖南长沙410082
  • 2. 国防科学技术大学电子科学与工程学院,湖南长沙410073
  • 折叠

摘要

Abstract

The software communications architecture (SCA) norm stipulates that the CORBA middleware should be used to realize intercommunication between the waveform components running in the different processors,but there is no IDL compiler which can support the CORBA middleware on FPGA effectively.Therefore,an IDL-Verilog compiler was designed,which can support any IDL files defined by users themselves,and generate the ORB core and FPGA component framework code running on FPGA automatically according to the functional requirements of FPGA components,so as to realize the CORBA communication between FPGA components and GPP components.The whole structure of IDL-Verilog compiler is introduced.The design and implementation of the compiler are expounded in detail.Some tests for the compiler were carried out.The results show that the IDL-Verilog compiler can parse the IDL files correctly,implement the mapping from IDL to Verilog language,and generate the target files automatically to make FPGA really have the ability of CORBA communication.

关键词

软件通信体系结构/CORBA/FPGA/IDL编译器

Key words

software communication architecture/CORBA/FPGA/IDL compiler

分类

信息技术与安全科学

引用本文复制引用

吴湛,王玲,吴宇..针对FPGA的IDL-Verilog编译器的设计与实现[J].现代电子技术,2017,40(14):18-22,5.

基金项目

国家自然科学基金资助项目(61372099 ()

61302140) ()

现代电子技术

OA北大核心CSTPCD

1004-373X

访问量0
|
下载量0
段落导航相关论文