| 注册
首页|期刊导航|单片机与嵌入式系统应用|SoC芯片FPGA原型的软硬件协同验证

SoC芯片FPGA原型的软硬件协同验证

程翼胜

单片机与嵌入式系统应用2017,Vol.17Issue(11):7-10,13,5.
单片机与嵌入式系统应用2017,Vol.17Issue(11):7-10,13,5.

SoC芯片FPGA原型的软硬件协同验证

FPGA Prototype Hardware/Software Co-verification Based on SoC

程翼胜1

作者信息

  • 1. 重庆邮电大学通信与信息工程学院,重庆400065
  • 折叠

摘要

Abstract

In the IC design,the verification occupies a pivotal position.In order to achieve high efficiency and high reliability of the verification results to ensure that the chip in the success rate of the chip,FPGA prototype verification technology is introduced.In this paper,based on a low-power alarm SoC chip,first of all,a brief introductionof the low-power alarm SoC chip system architecture is introduced,and then the specific implementation of the alarm SoC chip FPGA prototype verification is descriped in detail.The function of the SoC chip module and the system verification are verified by the hardware and software co-verification method.

关键词

SoC/FPGA/原型验证

Key words

SoC/FPGA/prototype verification

分类

计算机与自动化

引用本文复制引用

程翼胜..SoC芯片FPGA原型的软硬件协同验证[J].单片机与嵌入式系统应用,2017,17(11):7-10,13,5.

单片机与嵌入式系统应用

OACSTPCD

1009-623X

访问量0
|
下载量0
段落导航相关论文