基于FPGA+ARM的异构列车数据交互系统OACSTPCD
Heterogeneous train data exchange system based on FPGA+ARM
本文设计并实现了基于FPGA的主机与ARM端的数据通信接口.其中,FPGA实现了与主机交互的PCIe接口功能以及与ARM交互的FMC接口功能.本文完成了 PCIe接口和FMC接口传输性能测试,同时也进行了主机与ARM的数据回环测试.测试结果表明,本文设计满足了整体的系统设计指标要求,其中PCIe1.0接口速率可达820 MB/s.
This paper designs and realizes a data communication interface between the host and ARM based on FPGA is designed and im-plemented.The PCIe interface function for interacting with the host and the FMC interface function for interacting with ARM are imple-mented by FPGA.The transmission performance testing of PCIe and FMC interfaces,as well as the data loop testing between the host and ARM had been completed.The test results show that the overall system design requirements have been achieved,with the PCIe 1.0 interface speed reaching 820 MB/s.
陈晓崎;张丽艳;刘洋;李常贤
大连交通大学 自动化与电气工程学院,大连 116028大连交通大学计算机与通信工程学院,大连 116028
计算机与自动化
FPGAARMPCIe 接口FMC 接口STM32F7
FPGAARMPCIe interfaceFMC interfaceSTM32F7
《集成电路与嵌入式系统》 2024 (005)
60-64 / 5
评论