|国家科技期刊平台
首页|期刊导航|集成电路与嵌入式系统|基于数字放大器的电容数字转换器

基于数字放大器的电容数字转换器OACSTPCD

Capacitance-to-digital converter based on digital amplifier

中文摘要英文摘要

为了实现较高的电容检测范围,传统的采用SAR ADC的开关电容(Switched-capacitor,SC)的电容数字转换器(Capacitance-to-digital converter,CDC)使用高压供电提高输出摆幅,而其为了保证噪声性能又采用大电流驱动,所以显著增加了系统功耗.为了解决以上问题,提出了一种基于数字放大器的电容数字转换器,将CDAC阵列作为模拟输出承担高压.仅对CDAC阵列与传感电容采用高压(5 V)驱动,而其余部分仍采用低压(1 V)供电,使得CDC在达到高动态范围与高灵敏度的同时保持低功耗、低噪声.此外,针对噪声的优化,本文一方面通过在数字放大器内加入积分环路实现SAR ADC的一阶噪声整形,降低了系统的量化噪声,提高了 CDC的有效位数;另一方面通过引入有源噪声抵消(Active-noise-cancellation technology,ANC)技术,降低了系统的混叠噪声,提高了系统的信噪比.

The traditional switched-capacitor(SC)capacitance-to-digital converter(CDC)based on SAR ADC uses high-voltage power supply to increase output swing in order to achieve a high capacitance detection range.However,to maintain noise performance,they re-quire high current drive,significantly increasing system power consumption.To address the above issues,this article proposes a capaci-tance-to-digital converter based on a digital amplifier,which uses the CDAC array as the analog output to bear high voltage.Only the CD AC array and sensing capacitors are driven by high voltage(5 V),while the rest is still powered by low voltage(1 V),allowing the CDC to achieve high dynamic range and sensitivity while maintaining low power consumption and low noise.In addition,for the optimi-zation of noise,this work achieves first-order noise shaping for SAR ADC by adding an integral loop in the digital amplifier,reducing the quantization noise of the system and improving the effective number of bits for CDC.On the other hand,by introducing active noise can-cellation(ANC)technology,the system's aliasing noise is reduced and the signal-to-noise ratio is improved.

佟思源;钟龙杰;曹文飞;王凌;朱樟明

西安电子科技大学微电子学院模拟集成电路与系统教育部重点实验室,西安 710071

电子信息工程

电容数字转换器数字放大器噪声整形有源噪声抵消技术逐次逼近模数转换器

capacitance-to-digital converterdigital amplifiernoise shapingactive noise cancellation technologySAR ADC

《集成电路与嵌入式系统》 2024 (009)

42-48 / 7

国家自然科学基金项目(92164301,62021004).

10.20193/j.ices2097-4191.2024.0002

评论