| 注册
首页|期刊导航|集成电路与嵌入式系统|基于总线矩阵系统级内存保护单元的设计

基于总线矩阵系统级内存保护单元的设计

杨晓刚 朱樟明 魏敬和 胡凯

集成电路与嵌入式系统2025,Vol.25Issue(5):16-23,8.
集成电路与嵌入式系统2025,Vol.25Issue(5):16-23,8.DOI:10.20193/j.ices2097-4191.2025.0005

基于总线矩阵系统级内存保护单元的设计

Design of system memory protection unit based on bus matrix

杨晓刚 1朱樟明 2魏敬和 3胡凯3

作者信息

  • 1. 西安电子科技大学,西安 710126||中科芯集成电路有限公司,无锡 214072
  • 2. 西安电子科技大学,西安 710126
  • 3. 中科芯集成电路有限公司,无锡 214072
  • 折叠

摘要

Abstract

This paper presents a system-level memory protection unit based on bus matrix.The unit supports supervisor and user modes.It can not only be flexibly configured according to the number of bus matrix masters,but also monitor all masters'activities in the sys-tem in real time,effectively preventing unauthorized masters from accessing specific memory areas.It addresses the functional safety problem of task interference caused by a single master-based memory access protection mechanism.In addition,the design supports the implementation of different protection strategies for the same memory region.This capability can protect the private data and shared da-ta of each core,and solves the data consistency problem in multi-core system architecture with minimum hardware cost.

关键词

总线矩阵/内存保护单元/功能安全/多核系统/数据一致性

Key words

bus matrix/memory protection unit/functional safety/multi-core system/data consistency

分类

电子信息工程

引用本文复制引用

杨晓刚,朱樟明,魏敬和,胡凯..基于总线矩阵系统级内存保护单元的设计[J].集成电路与嵌入式系统,2025,25(5):16-23,8.

集成电路与嵌入式系统

1009-623X

访问量0
|
下载量0
段落导航相关论文