| 注册
首页|期刊导航|集成电路与嵌入式系统|面向调制连续波系统的数字锁相环技术发展综述

面向调制连续波系统的数字锁相环技术发展综述

陈永利 冀子川 肖衍 宗佳铭

集成电路与嵌入式系统2025,Vol.25Issue(5):35-44,10.
集成电路与嵌入式系统2025,Vol.25Issue(5):35-44,10.DOI:10.20193/j.ices2097-4191.2024.0090

面向调制连续波系统的数字锁相环技术发展综述

Review of digital phase-locked loop technology development for frequency modulated continuous wave systems

陈永利 1冀子川 2肖衍 1宗佳铭2

作者信息

  • 1. 北京智芯微电子科技有限公司,北京 100192
  • 2. 北京航空航天大学集成电路科学与工程学院,北京 100191
  • 折叠

摘要

Abstract

This article first introduces three main requirements of a phase-locked loop(PLL)for Frequency Modulated Continuous Wave(FMCW)radar systems:frequency modulation bandwidth,frequency modulation slope,and linearity.Then,based on highly cited and influential articles from the past decade,it analyzes the advantages and application challenges of digital phase-locked loops(DPLL)in FMCW systems and briefly outlines the existing methods to overcome these challenges.The development trends of phase-locked loops in relation to the three main requirements are summarized,and a new figure of merit definition is proposed to evaluate the performance of PLLs for FMCW systems.Finally,it is pointed out that digital phase-locked loops are a key research direction for developing high-per-formance FMCW systems in the future.

关键词

数字锁相环/DPLL/FMCW/数字预失真

Key words

Digital phase lock loop/DPLL/FMCW/digital predistortion

分类

电子信息工程

引用本文复制引用

陈永利,冀子川,肖衍,宗佳铭..面向调制连续波系统的数字锁相环技术发展综述[J].集成电路与嵌入式系统,2025,25(5):35-44,10.

集成电路与嵌入式系统

1009-623X

访问量0
|
下载量0
段落导航相关论文