首页|期刊导航|半导体学报(英文版)|A 28 nm 576K RRAM-based computing-in-memory macro featuring hybrid programming with area efficiency of 2.82 TOPS/mm2
半导体学报(英文版)2025,Vol.6Issue(6):111-119,9.DOI:10.1088/1674-4926/24100017
A 28 nm 576K RRAM-based computing-in-memory macro featuring hybrid programming with area efficiency of 2.82 TOPS/mm2
A 28 nm 576K RRAM-based computing-in-memory macro featuring hybrid programming with area efficiency of 2.82 TOPS/mm2
摘要
关键词
computing-in-memory/on-chip programming scheme/hybrid programming/resistive random access memory/matrix-vector-multiplication accelerationKey words
computing-in-memory/on-chip programming scheme/hybrid programming/resistive random access memory/matrix-vector-multiplication acceleration引用本文复制引用
Siqi Liu,Huaqiang Wu,Songtao Wei,Peng Yao,Dong Wu,Lu Jie,Sining Pan,Jianshi Tang,Bin Gao,He Qian..A 28 nm 576K RRAM-based computing-in-memory macro featuring hybrid programming with area efficiency of 2.82 TOPS/mm2[J].半导体学报(英文版),2025,6(6):111-119,9.基金项目
This work was supported in part by the National Natural Science Foundation of China(62422405,62025111,62495100,92464302),the STI 2030-Major Projects(2021ZD0201200),the Shanghai Municipal Science and Tech-nology Major Project,and the Beijing Advanced Innovation Center for Integrated Circuits. (62422405,62025111,62495100,92464302)