湖南大学学报（自然科学版）2025，Vol.52Issue(6)：187-194,8.DOI:10.16339/j.cnki.hdxbzkb.2025188
0.15～5.8GHz超宽带多功能锁相环设计
Design of Multifunctional Phase-locked Loop for 0.15～5.8 GHz Ultra Wideband
摘要
Abstract
To meet the demands of communication base stations,radars,and other systems for high spectral purity local oscillator signals,an ultra wideband and multi functional phase-locked loop(PLL)chip was designed and implemented based on the 130 nm SiGe BiCMOS process.An off-chip test circuit system was also designed in conjunction with the chip's application.The digital-controlled charge pump(CP)within the PLL chip can adjust crucial parameters such as loop bandwidth and system power consumption by controlling the CP current.The wideband switchable frequency divider divides the fundamental wave signal output by voltage controlled oscillator(VCO)with different operating frequency bands and performance characteristics outside the chip in the feedback loop,achieving a locked output of the fundamental wave signal in the range of 1～5.8 GHz.At the same time,an independent frequency division system integrated within the chip further expands the locking bandwidth by dividing the VCO's fundamental wave signal output by 1/2/4/8/16,covering the output of low-frequency signals ranging from 0.15～1 GHz below the fundamental wave signal band.Tape-out testing of this PLL chip demonstrates a phase noise of-105.8 dBc/Hz at 100 kHz within the loop bandwidth for a fundamental wave output of 2.4 GHz,with a reference spur suppression of-86.12 dBc.Powered by 3.3 V,the chip can achieve a maximum phase detection frequency of 75 MHz and operate normally between-55 ℃ and+85 ℃,providing high spectral purity local oscillator signals.关键词
锁相环/带宽/电荷泵/相位噪声Key words
phase-locked loop/bandwidth/charge pump/phase noise分类
信息技术与安全科学引用本文复制引用
傅海鹏,毕宇昕,王志鹏,石浩..0.15～5.8GHz超宽带多功能锁相环设计[J].湖南大学学报（自然科学版）,2025,52(6):187-194,8.基金项目
国家自然科学基金资助项目(62074110),National Natural Science Foundation of China(62074110) （62074110）
