电工技术学报2025，Vol.40Issue(16)：5092-5105,14.DOI:10.19595/j.cnki.1000-6753.tces.241911
基于双面布局的低寄生电感SiC功率模块
Low-Parasitic-Inductance SiC Power Modules with A Double-Sided Layout
摘要
Abstract
Silicon carbide(SiC)power modules are susceptible to parasitic inductance due to their high switching speed,with larger parasitic inductance exacerbating electrical stress and increasing switching losses.This paper proposes a novel SiC power module structure with a dual-sided layout,utilizing the structural characteristics of the direct bonded copper(DBC)substrate.By evenly distributing the power devices and interconnects on the upper and lower copper layers,the design achieves a symmetrical layout that maximizes mutual inductance effects and significantly reduces parasitic inductance.Additionally,the introduction of vias to create three-dimensional(3D)current paths effectively overcomes the limitations of traditional two-dimensional(2D)packaging,enhancing space utilization.Simulation and experimental results demonstrate that this structure significantly reduces parasitic inductance,optimizes dynamic characteristics,and improves power density.Moreover,a high-current surge test further verifies the reliability of the manufacturing process and the feasibility of large-scale production.The main contributions of this paper are as follows. (1)A dual-sided layout power module was proposed to minimize parasitic inductance in the power loop.The design evenly distributes power devices across the top and bottom copper layers of the DBC substrate,taking full advantage of the ceramic layer's insulating properties and mutual inductance cancellation effects.This approach effectively reduces parasitic inductance and the 50%substrate area,significantly increasing power density. (2)A via-based interconnection structure was presented,establishing electrical connectivity between the upper and lower bridge arms,effectively suppressing parasitic inductance and improving thermal stability.By creating vias in the DBC substrate,an electrical connection between the upper and lower copper layers is achieved,replacing the traditional bonding wire interconnection method.This further mitigates parasitic inductance.Additionally,the via design helps to relieve thermal stresses generated by thermal expansion,thus improving the module's thermal stability. (3)An innovative power terminal optimization scheme was presented to reduce parasitic inductance.A solution is introduced where the nuts are directly soldered onto the DBC substrate as power terminals.This design optimizes the external electrical connection path and reduces the parasitic inductance at the power terminals. (4)This paper comprehensively evaluates the proposed dual-sided layout power module through simulation using ANSYS Q3D,double-pulse testing,and extensive current surge testing.The Ansys Q3D simulation results indicate that,compared to traditional 2D bonding wire packaging,the dual-sided layout structure reduces parasitic inductance by 95%.Double-pulse testing demonstrates the advantages of this structure in dynamic characteristics,with a 37%reduction in voltage overshoot and a 14%decrease in switching losses compared to commercial modules.A high-current surge test was conducted to test the module's manufacturing process's reliability based on the first-class short circuit testing principle.The module,with a rated voltage of 1.2 kV and a current rating of 100 A,withstands a surge current of 1.135 kA at 900 V,demonstrating the module's reliability under extreme conditions.关键词
双面布局功率模块/功率模块封装设计/低寄生电感封装/碳化硅功率模块Key words
Double-sided layout power module/power module packaging design/low-inductance packaging/silicon carbide power module分类
信息技术与安全科学引用本文复制引用
马浩浩,杨媛,郭孙毓,Santiago Cobreces,李言..基于双面布局的低寄生电感SiC功率模块[J].电工技术学报,2025,40(16):5092-5105,14.基金项目
国家自然科学基金项目(62174134)、陕西省科技创新能力支撑计划项目(2021TD-25)、西安市重点产业链关键核心技术攻关项目(23LLRH0044)、西班牙授予的行政管理项目(PID2021-125628OB-C22,TED2021-130610B-C21)和卡斯蒂利亚-拉曼恰自治区政府和欧盟通过欧洲研发基金项目(ERDF)(SBPLY/21/180501/000147)资助. （62174134）
