首页|期刊导航|半导体学报(英文版)|Optimizing 55 nm split-gate memory for compute-in-memory:a focus on floating-gate engineering
Optimizing 55 nm split-gate memory for compute-in-memory:a focus on floating-gate engineering
Wanyi Ling Xuan Li Dertsyr Fan Ichun Chuang Tzung Wen Cheng Chenming Tsai Dawei Gao Ranran Liu Kun Ren Dianyu Qi Yongyu Wu Guangji Li Miao Zhou Qingshuang Xu Zhenghui Xia
半导体学报(英文版)2026,Vol.47Issue(3):46-53,8.
半导体学报(英文版)2026,Vol.47Issue(3):46-53,8.DOI:10.1088/1674-4926/25060033
Optimizing 55 nm split-gate memory for compute-in-memory:a focus on floating-gate engineering
Optimizing 55 nm split-gate memory for compute-in-memory:a focus on floating-gate engineering
摘要
关键词
split-gate/floating-gate/55 nm technology node/computation-in-memoryKey words
split-gate/floating-gate/55 nm technology node/computation-in-memory引用本文复制引用
Wanyi Ling,Xuan Li,Dertsyr Fan,Ichun Chuang,Tzung Wen Cheng,Chenming Tsai,Dawei Gao,Ranran Liu,Kun Ren,Dianyu Qi,Yongyu Wu,Guangji Li,Miao Zhou,Qingshuang Xu,Zhenghui Xia..Optimizing 55 nm split-gate memory for compute-in-memory:a focus on floating-gate engineering[J].半导体学报(英文版),2026,47(3):46-53,8.基金项目
This paper was supported by National Key Research and Development Program of China(2022YFF0605803),Zhejiang key R&D project(2023C01017),and the Zhejiang Key Research and Development Project(2024SJCZX0030).Thanks Zhejiang Technology Innovation Center of CMOS IC Manufac-ture Process and Design for supporting us to do this research. (2022YFF0605803)