| 注册
首页|期刊导航|计算机技术与发展|基于FPGA的车载芯片互操作性测试系统设计

基于FPGA的车载芯片互操作性测试系统设计

刘亚欢 张嘉宝 孙科学

计算机技术与发展2026,Vol.36Issue(9):9-14,6.
✕
计算机技术与发展2026,Vol.36Issue(9):9-14,6.DOI:10.20165/j.cnki.ISSN1673-629X.2026.0103

基于FPGA的车载芯片互操作性测试系统设计

FPGA-based Interoperability Test System Design for Vehicle PHY Chip

刘亚欢 1张嘉宝 1孙科学1

作者信息

  • 1. 裕太微电子股份有限公司,江苏 苏州 215011||射频集成与微组装技术国家地方联合工程实验室,江苏 南京 210023||南京邮电大学 电子与光学工程学院、柔性电子(未来技术)学院,江苏 南京 210023
  • 折叠

摘要

Abstract

With the rapid development of intelligent connected vehicles,Automotive Ethernet,with its advantages of high bandwidth and low latency,has gradually has emerged as a backbone network technology for intelligent connected vehicles.However,its physical layer chips face challenges in practical applications,such as difficult verification of protocol compatibility,unrealistic simulation of the complex channel environment of vehicles,and cumbersome and inefficient testing processes.To address these issues,we present an automated IOP test system based on FPGA architecture.This system takes FPGA as the core at the hardware level,integrates link partner and test case functions,communicates with the chip under test through the MDI/MDIO interface,and simulates cable faults and electromagnetic inter-ference scenarios during vehicle operation with the help of signal conversion boards and Gaussian white noise modules.On the software side,a Python-based host computer with a graphical interface enables efficient test management,parameter configuration,and real-time monitoring compliant with IEEE 802.3bw/bp and OPEN Alliance standards,supporting fully automated execution and report generation.Experimental results demonstrate a 100%pass rate in single tests and an average pass rate of 98.3%(min 97.5%)throughout 1 000 con-secutive stress tests,confirming high system reliability and testing efficiency.This system provides a precise,standardized,and compre-hensive IOP verification solution for domestic automotive PHY chips,significantly enhancing test reliability and industry applicability.

关键词

车载以太网/PHY芯片/互操作性测试/现场可编程门阵列/上位机/自动化测试

Key words

in-vehicle Ethernet/PHY chip/interoperability test/field-programmable gate array(FPGA)/upper computer/automated test

分类

信息技术与安全科学

引用本文复制引用

刘亚欢,张嘉宝,孙科学..基于FPGA的车载芯片互操作性测试系统设计[J].计算机技术与发展,2026,36(9):9-14,6.

基金项目

江苏省研究生实践创新计划(SJCX24_0309) (SJCX24_0309)

计算机技术与发展

1673-629X

访问量0
|
下载量0
段落导航相关论文